Configuration Logic Block

The architecture of FPGAs rely heavily on Configuration Logic Blocks (CLBs). When you look at it, it is essentially a matrix of these CLBs, wired together by the device’s programmable interconnects.

It consists of LUTs, FFs (D-flip flop) and a MUX.