Instruction Behavior

Covers how RISC-V instructions are encoded and executed, with breakdowns of base instructions, branching, memory access, and control signals. This section bridges the gap between ISA and hardware.