Simple RISC V core diagram

This is a picture taken from Digital Design and Computer Architecture RISC-V Edition by Sarah L Harris and David Money Harris.

It is a single-cycle processor diagram. Which means every instruction is fetched, decoded, executed and written back in one clock tick.

You can find each component here.